Regarding conservative and non-conservative systems in Verilog-A/MS

Status
Not open for further replies.
A

ams_ei

Junior Member level 1
Joined
Jul 20, 2016
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
111
Hi,

I am a new with verilog-AMS. I've developed a behavioral model of a lowpass filter.

Code Verilog - [expand]
1
2
3
4
5
6
7
8
9
10
11
12

`include “disciplines.vams”
`include “constants.vams”
module lp_filt_beh (sig1, sig2, gnd);
    inout sig1, sig2, gnd;
    electrical sig1, sig2, gnd;
    parameter real res = 1K;
    parameter real cap = 1u;
analog begin
    I(sig1,sig2) <+ V(sig1, sig2) / res;
    I(sig2,gnd) <+ ddt(V(sig2,gnd) * cap);
end
endmodule


I am not sure whether it is a conservative system or a non-conservative systems.
How can I distinguish between them from the above example?

Explanation would be great helpful.

Thank you.

Warm regards,
 
Last edited by a moderator:

ams_ei said:
Is it because the signals are electrical in nature?
Click to expand...
Yes.
So you can use both flow and potential in description.

If you would like to describe signal-flow modeling, declare sig1, sig2 and gnd as voltage, here you can describe only potential.
 
Last edited:

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…