Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reference voltage generator for Pipelined ADC

Status
Not open for further replies.

AOQ

Newbie level 4
Joined
Apr 17, 2006
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,333
Dear all :

as the attachment shown, the reference voltage generator ( for Pipelined ADC

testing PC Board) is implemented by two resistors, two capacitors, and two unit

gain buffer.

My questions are as follows:

1. What's the purpose to add two 10Kohm resistors in series in the positive input

node of OPamp ? since there is no current flow into such branch ?

2. why add a 10uF capacitor between positive and negative input node ?
I think maybe it is used to bypass high frequency noise, but I dont know how:(

3. Should I need to add bypass capacitors network (10uF, 1uF, 0.1uF) after

the reference voltage generator output ( Vref+ and Vref- ) ?

I am afraid that such large capacitive load will cause the OPamp to oscillate ...

If i add a inductor (100uH) between the reference generator output and

bypass network, will it help ?

4. About the unit gain buffer, sometimes i see someone not to connect Opamp

output to negative input node directly, but to add a resistor ( maybe 5kohm)

between Vout and Vin- , why ? @@


Thanks for any response .

Best Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top