Reducing the noise in analog circuit with layout technique

Status
Not open for further replies.
Re: layout and noise

Dear skyismylimit,
You could look here for flicker noise discussion.

And 1/f noise cannot be elimenated but be reduced. Thsi also would happen if your VGS is not very large for PMOS
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…