Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recommendations for a (Quartus) Veriog Tutorial for beginners

Status
Not open for further replies.

tempneff

Newbie level 2
Newbie level 2
Joined
Mar 4, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,296
Hi all,

I have basic verilog homework in my combinational logic class. I;m trying to get a feel for the software so I wrote a code for a simple xor gate so I can test some things out. We are instructed to obtain a truth table for all our assignments.
I created a waveform file and then run the simulation. I then export the report that this generates as a .tbl file. It gives m a table but only for one case (1,0 = 1), how can I expand on this. Can the software run every combination of inputs automatically or do I have to code that somehow?


So I don't gave t come around here asking baby questions, can anyone recommend a decent tutorial for absolute beginners.
 

I agree whole-heatedly. Now,if someone would just explain that to my professor I'll be in good shape.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top