Readback of the Virtex II configuration

Similar threads

• AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)

  • Started by dpaul
  • Feb 23, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] Virtex II Pro doesn't work properly

  • Started by MSAKARIM
  • Nov 4, 2022
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design
• L

  read from FPGA with disabled readback

  • Started by laithalfar
  • Aug 2, 2022
  • Replies: 12

  PLD, SPLD, GAL, CPLD, FPGA Design
• Z

  Any way to dump old serial configuration prom XC1736?

  • Started by Zag4cpld
  • May 14, 2023
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• E

  The reason of Verilog signed math calculation error

  • Started by EDA_hg81
  • Sep 17, 2023
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design