Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Read and Write a pin in the same clk's edge

Status
Not open for further replies.
A

ahmadagha23

Guest
hi,
Is it possible for spartanII FPGA to read an inout pin in a rising clock's edge and write to it at the same rising clock's edge? would you describe it for me? which other FPGA chips have this feature?
regards
 

Obviously, you can only read meaningful signals from an inout pin, if the output enable has been deactivated before. But it should be no problem to latch the input and activate the output enable on the same clock edge.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top