achaleus
Member level 5
- Joined
- Dec 21, 2012
- Messages
- 85
- Helped
- 5
- Reputation
- 10
- Reaction score
- 5
- Trophy points
- 1,288
- Location
- Bangalore
- Activity points
- 1,866
Hello everyone, I am doing project on 1024 point implementation of FFT on FPGA(RADIX 2). how to generate address to read the data stored in RAM blocks at each stage, I tried bit reversal logic but grouping is correct but order is different. Please help.
thanks in advance,
Vinay Kumar Maddal.
thanks in advance,
Vinay Kumar Maddal.