Read a file into verilog test bench and pass it to the verilog code..?

Status
Not open for further replies.

rakesh_reddy

Junior Member level 2
Joined
Mar 25, 2014
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
137
hello.,
i need to pass a file which contains data from testbench to verilog code using tasks, can anyone help me how could it be done..?

Thanks in advance.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…