Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

RAM memories design with sense amplifier

Status
Not open for further replies.

msrinivasan1995

Newbie level 1
Joined
Jul 25, 2018
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
I m reading about RAM memories off late. I have understood why column and row decoders are used. I am getting confused on how column decoders is connected to the bit line as well as the sense amplifier. I dont intuitively about the column decoder as well as sense amplifier connection. If both are integrated together how is the output of Sense amplifier is given to bit line. Is there any book to read about it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top