Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
AM and FM are analog modulation techniques , Needs analog hardware to demodulate .. which is not available in FGPAs.. May be u can try FPAA ( Field programmable analog array)
It's POSSIBLE!
Perhaps you heard about Software Defined Radio, or SDR, which suggests that use digital devices in radio facilities as much as possible. But you still have to design some analog parts: RF front-end, and baseband signal amplifer.
1) RF front-end, an high-speed ADC is used to sample and quantize the analog signal received from antenna into digital signals
2) Send digital signals into FPGA/CPLD, which contains the AM/FM demodulation implementation to obtain demodulated baseband digital signal.
3) Use a baseband DAC to reconstruct analog baseband signal.
4) Amplify analog baseband signal with a power amplifier to drive a earphone or speaker.
Some reference can be find in books about DSP, SDR, and Signals & Systems.
I think the SDR will reduce the speed of ratio. and in fact, the key parts are still made by analoge circuit. if we handle the radio in software, it will slow maybe.
It's POSSIBLE!
Perhaps you heard about Software Defined Radio, or SDR, which suggests that use digital devices in radio facilities as much as possible. But you still have to design some analog parts: RF front-end, and baseband signal amplifer.
Hi Cevitamic,
i agree with Whizkid's opinino.Analog demodulation schemes cannot be realized using an FPGA, and u need a FPAA for that.
you can realize any ASK/PSK/FSK or QAM (which is combination of ASK/PSK) through an FPGA for an SDR module. But AM/FM are purely analog modulation schemes, so even if u use a front end ADC, its not possible to implement the receiver in an FPGA.
Hi David,
If u r planning to make an ASK/FSK/PSK then FPGA is a good target device for that.you can easily implement those in a xilinx fpga using simulink blocksets, with the availability of a new tool called "System Generator"
It's POSSIBLE!
Perhaps you heard about Software Defined Radio, or SDR, which suggests that use digital devices in radio facilities as much as possible. But you still have to design some analog parts: RF front-end, and baseband signal amplifer.
Hi Cevitamic,
i agree with Whizkid's opinino.Analog demodulation schemes cannot be realized using an FPGA, and u need a FPAA for that.
you can realize any ASK/PSK/FSK or QAM (which is combination of ASK/PSK) through an FPGA for an SDR module. But AM/FM are purely analog modulation schemes, so even if u use a front end ADC, its not possible to implement the receiver in an FPGA.
Hi David,
If u r planning to make an ASK/FSK/PSK then FPGA is a good target device for that.you can easily implement those in a xilinx fpga using simulink blocksets, with the availability of a new tool called "System Generator"
I still insist my opinion. The following are my reasons:
1) You may know the famous "passband sampling theory". Its main idea is that for a given bandwidth limited passband signal, you can sample the passband filtered signal with a specific sampling frequency (actually, there is a range of available sampling frequency) to get a discrete-time signal, which can be reconstructed by a filter. That means the analog signal can be represented by the discrete0time signal. So any manipulation onto the analog signal can also be done onto the digital signal with corresponding digital method.
2) It's possible to implement such a AM/FM receiver based on DSP and a few analog blocks, such as ADC/DAC and filters. There're some books about this kind of topic. Some application notes can be found from the DSP vendors. As DSP is purely digital device, and its functional could be implemented within FPGA, so I believe it's possible.
Finally, I've very happy to have a discussion with you, and perhaps we can exchange our viewpoints more detaily.
8 years ago, I was part of a design team at Ericsson in Sweden when we designed a SDR for NMT, GSM, TACS, AMDS and DAMPS in exactly the same way the articles describe it.
It wasn't cheap, and with that technology, the unit was using 16 DSPs, 4 FPGAs, 2 62.5MHz ADC and 2 62.5MHz DAC plus one signel analog modulaiton board. It worked perfectly and we mannaged to even use it as a SSB receiver for one of our guys who was a Radio Amator and crazy about the digtal possibilities of using left over boards for his home design. Compare to that, the design abive is a great bargain.
So it is doable, the problem if it is it is worth it?!
Can you give me some more information; I am also try to make an FM reciever in an FPGA. You put an ADC before the FPGA and how can you then work with cordic arithmetic??? can you give me some more information?
I believe FM data extraction can be done in digital, several techniques can be used.
But in general you will need a front end reciever "amplifier, mixer and a PLL" to downconversion process afterwards you may extract data with appropriate technique for example if you have a large fc/B ratio you may only use a limiter rather than using a ADC, yet what I am asking if it is economicaly acceptable to do an FM reciever on FPGA ?
I believe FM data extraction can be done in digital, several techniques can be used.
But in general you will need a front end reciever "amplifier, mixer and a PLL" to downconversion process afterwards you may extract data with appropriate technique for example if you have a large fc/B ratio you may only use a limiter rather than using a ADC, yet what I am asking if it is economicaly acceptable to do an FM reciever on FPGA ?
Category :: Other
Language :: VHDL
Phaze :: FPGA proven
Development status :: Production/Stable
Project maintainers
Arif E. Nugroho
Simple FM Receiver
Simple implementation of FM Receiver to demodulate square wave signal modulated
in FM. This design uses PLL to demodulate FM modulated signal.
Features
Synthesizable
This design can be synthesize using Xilinx 6.3i
This design also can be synthesize using Alliance 5.0 not fully tested.
Simple
Use it to understand PLL to see how FM Receiver works.
Good for introduction in design process.
Modular design, can be use for other design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
