Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Questions on Sub-1 Volt OTA

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,152
Helped
2
Reputation
4
Reaction score
4
Trophy points
38
Activity points
10,065
Could anyone explain on Obviously, the compensation capacitance CC does not connect Drain to Gate directly around
output transistor M10. It takes a path through cascode device M6, in order to avoid a positive zero.
?

PqojzkV.png
 

Mahmoud_Sofy

Newbie level 5
Joined
Dec 7, 2020
Messages
9
Helped
4
Reputation
8
Reaction score
1
Trophy points
3
Activity points
185
Any capacitor shunts a transconductance stage results in a "feedforwad" zero at -Gm/C
M10 here is the transconductance cell but it has a -ve Gm. Hence, you have a right-half plane zero (-[-Gm/C] = Gm/C) which is the worst for stability. One of solutions is to eliminate the feedforward path as done here. I think this book is sansen, essentials of.. , if so, RHP zeros topic is discussed in details in the op amp stability chapter you may revisit it.
 

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,152
Helped
2
Reputation
4
Reaction score
4
Trophy points
38
Activity points
10,065

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top