Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

questions about high-speed comparator design

Status
Not open for further replies.

mayongwangblg

Newbie level 3
Joined
Apr 27, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Hi

i want to design a comparator with a propagation delay of less than 1ns, and a precision of 10bit.

is that possible by using 0.18umCMOS technology? or i have to use a better technology like SiGe-BiCMOS?

Thanks for your help!
 

lamoun

Member level 5
Joined
Mar 23, 2010
Messages
94
Helped
45
Reputation
90
Reaction score
44
Trophy points
1,298
Location
Greece
Activity points
1,804
Hi

what your LSB will be, and what sigma are you talking about.
I think it would be feasible if you use digital calibration techniques.
 

mayongwangblg

Newbie level 3
Joined
Apr 27, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
1LSB<2mV, is it possible?

and i have another question,
what is the relationship between "propagation delay" and "bandwidth"?

thanks for your help.
 

mikersia

Full Member level 2
Joined
Feb 19, 2009
Messages
149
Helped
41
Reputation
82
Reaction score
37
Trophy points
1,308
Activity points
2,149
the term "precision" in relation to comparator is uncertain,- better to define sensitivity level for given delay/speed, and maximum offset value. For some type of ADC (e.g. SAR) offset doesn't limit ADC's resolution. The term "bandwidth" for comparator also don't clear define it's speed,- contrary to OAs it can incorporate many stages (>>2) and don't require to be stable in close loop configuration. Sensitivity better 1mV with delay <1ns is realistic target for 0.18um node, but offset <1mV isn't without experience, I think.
 

lamoun

Member level 5
Joined
Mar 23, 2010
Messages
94
Helped
45
Reputation
90
Reaction score
44
Trophy points
1,298
Location
Greece
Activity points
1,804
I'll have to agree with mikersia, the offset is the difficult parameter here.
What kind of ADC architecture you want to implement?

About the propagation delay, here is a very simplistic way (might be wrong, do an RC circuit and compare the results).

For a single pole circuit (Prop.Delay) Tpd = 0.7RC.
Also (pole frequency) Fp = 1/(2*pi*R*C).
So to achieve 1ns Tpd you need an RC = 1.428ns which translates to Fp = 1/(2*pi*1.428E-9) => Fp = 111Mhz.

This is an easy target, but some other specifications might need a higher bandwidth (SFDR of the ADC for example)
 

lamoun

Member level 5
Joined
Mar 23, 2010
Messages
94
Helped
45
Reputation
90
Reaction score
44
Trophy points
1,298
Location
Greece
Activity points
1,804
The above single pole analysis is right.
This is with an RC=1.428ns [R=1.428Kohm, C=1pF]

 

mayongwangblg

Newbie level 3
Joined
Apr 27, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
thank you, lamoun and mikersia.
it is the analysis for a single-pole system, but what is the relationship between Tpd and -3dB bandwidth for a multi-pole system?
is it the same with single-pole system?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top