Question regarding register renaming in modern processors

Status
Not open for further replies.

rahdirs

Advanced Member level 1
Joined
May 22, 2013
Messages
424
Helped
93
Reputation
192
Reaction score
91
Trophy points
1,308
Location
Mordor
Activity points
4,492
I was reading a paper from MICRO which says the following :


I understand the part where he says that TOMASULO is inefficient as it uses reservation station's ID till the instruction commits. But, i don't understand the statement
Current microprocessors release the issue queue entries (reservation stations in Tomasulo’s nomenclature) right after being issued, which is more effective in terms of efficiency
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…