Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question on Digital design

Status
Not open for further replies.
Hi shantha,

Have u taken care that sum of the delays of the two inverter should be 1/4 the time period of the clk ur applying at the input of combi circuit.

The combi ckt as it looks should work.
I wanted to know what is the output ur getting?

Regards
Mahanthesh
 

Shanthanayaki said:
What kind of combinational logic can be used to double the output frequency. Can anyone help ?.
Look at clause 4 on **broken link removed**
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top