I have learned verilog for a while. But I almost work on basic components. This is the first time that I use IP core to generate some basic components.
I try the binary counter. Generate and instantiate successfully. But when I use my testbench to check its functionality, I got some strange problems.