Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about Vcont value in VCO design

Status
Not open for further replies.

liushangpiao

Junior Member level 1
Joined
Mar 27, 2008
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
hi,everybody,
I want to ask that the control voltage Vcont from the
loop filter may vary 0 to supply voltage AVDD? In general
how much is it?
thx
 

VCO design

That all depends of the design. A simple vco can have an input voltage from 0,7V and up, where the Vcc and the transistors characteristics limit the upper speed.

vco2.gif
 

Re: VCO design

Hey

Its range depends on the design.

In general how much is it?

That again depends on the design. I have a fundamental problem with this question, there is not a general value.
 

Re: VCO design

thank your replies...

I meant that i am doing the VCO design alone ,not to do PFD ,CP and LPF,under the condition of supply power 1.8v and .18um process. Then the Vcont comes from
the former part CP,and what is it? I assign it with a range of 0.3v to 1.5v,it can be gotten from the CP? And if it can do,then is the CP implemented easily?

Besides, the fosc corresponding Vcont is 1.8v/2 generally?

who can give me a farther guidance? THANKS!
 

Re: VCO design

liushangpiao said:
hi,everybody,
I want to ask that the control voltage Vcont from the
loop filter may vary 0 to supply voltage AVDD? In general
how much is it?
thx
practicaly to AVDD (ADF4xxx PLL series)
 

Re: VCO design

It all depends on how you design the circuit
 

Re: VCO design

From the CP perspective:
While deciding the range of the control, you need to take care that the current sinks in the CP are maintained in saturation. Ex: If you are using NMOS sink in your CP, the lower limit for the control voltage is set by the Vdsat voltages needed to keep the NMOS sinks in saturation.
You can check any CP architecture to better understand what I am talking about.
Hope this helps.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top