Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about using Proteus ISIS lite

Status
Not open for further replies.

neoaspilet11

Full Member level 5
Joined
Sep 29, 2005
Messages
277
Helped
29
Reputation
56
Reaction score
8
Trophy points
1,298
Location
Cebu, Philippines
Activity points
4,048
Hello Everybody!
I encountered some problems with proteus ISIS lite. Please help

1.) I have a subcircuit and a main circuit. Is theground in the subcircuit connected to the gorund of the main circuit? or do i need to place a port for the ground?

2.) I have a bus in the subcircuit and I named it C[0..39]. I also named the port bus terminal of the subcircuit as C[0..39]. I connected a bus from the main circuit to teh subcircuit bus terminal. Should the bus be also named C[0..39]? (I did this already but it is not working). Can I place a diffrent name to this bus (the one connected to teh subcircuit bus terminal)?

3.) If I place a Port termal as in the example above, is the bus inside the subcircuit automatically connected to this port terminal? If not how to connect it?

4.) If I make another copy of the subcircuit, then the bus name will also be copied.
If I connect another bus to the bus terminal of the second subcircuit, should the bus name also be the same as in the first subcircuit?


I tried to use the proteus help but none to avail. If you happen to have some experience with this before please help.

Thanks,

neo
 

Iain

Advanced Member level 4
Joined
Jan 9, 2004
Messages
113
Helped
17
Reputation
34
Reaction score
10
Trophy points
1,298
Activity points
1,136
proteus isis help

1) The option on the Design Menu - Edit Design Properties named "Global power nets" determines whether power nets are implicitly connected across sheets or need to be wired. This is enabled by default to reduce spaghetti wiring.

2) Names must be consistent between port pin and subcircuit terminal. The attached gif should help explain general bus labelling rules.

3) Provided the name of the port pin on the parent object is exactly the same as the name of the logical terminal on the subcircuit connectivity will be made.

4) If the subcircuit is identical to the original give them both circuit names (e.g. AMPLIFIER) and the software will take care of ensuring that they stay synced.

Iain.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top