Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about two stage amp's settling time & total noi

Status
Not open for further replies.

xjy5216

Newbie level 3
Joined
Jun 14, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,272
This is a quetion in a exam from university of california's webcourse ee240 :

Fill in the table below. The column headings are amplifier characteristics (bandwidth, phase margin, settling time, and total integrated thermal noise at the output). The first column lists amplifier parameters. In each empty cell indicate how the amplifier characteristics change when the parameter listed in the first column is increased. Use the following code: up and down arrows for increase/decrease, equal sign for no change, and question mark if it is impossible to answer the question with the information given. Ignore all capacitors except those explicitly shown. As shown, the amplifier has ~80degrees phase margin.

I know how to solve the first two columns (because \[P_1 = gm_2 / C_C\] and\[ P_2=gm_5 / C_L\]). But i don't know howto solve the settling time and total noise(I tried to solve it but got the wrong answer).
Could anybody help me please?
 
Last edited by a moderator:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top