Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about SOC Encounter

Status
Not open for further replies.

Haitham1988

Newbie level 4
Newbie level 4
Joined
May 8, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
cairo
Visit site
Activity points
1,313
Dear All,

Kindly It is my first time to use SOC Encounter and I have some questions:

1- How can I do the IO ring using SOC Encounter, if there is any tutorial it will help?
2- What is the difference between verify process Antenna , and the Antenna checks in Verify the connectivity and Geometry?
3-Is there any way to make a non-regular floor plan ( the floor plan area is polygon not rectangle ) ?

Thanks in advance

Regards,
Haitham
 

1. You can check encounter user guide & cadence support.
https://www.evlsi.com/viewtopic.php?f=6&t=110

2. verify process antenna check for antenna violation. verify connectivity checks for open in the design. verify geometry checks for DRC violations like spacing, shorts etc.
https://en.wikipedia.org/wiki/Antenna_effect

3. To add a cut area to an object complete the following steps:

1. Place the object in the floorplan.
2. Select the Cut Rectilinear icon.
3. Place the cursor over the edge of the placement constraint where you want to start the cut. The cursor will change to a double arrow. Click the Left Mouse Button (LMB) to start cut.
4. Move the cursor to create the cutout area. Click LMB to create the cut.
5. Repeat steps 1-4 to create additional cuts.
 

1. You can check encounter user guide & cadence support.
https://www.evlsi.com/viewtopic.php?f=6&t=110

2. verify process antenna check for antenna violation. verify connectivity checks for open in the design. verify geometry checks for DRC violations like spacing, shorts etc.
https://en.wikipedia.org/wiki/Antenna_effect

3. To add a cut area to an object complete the following steps:

1. Place the object in the floorplan.
2. Select the Cut Rectilinear icon.
3. Place the cursor over the edge of the placement constraint where you want to start the cut. The cursor will change to a double arrow. Click the Left Mouse Button (LMB) to start cut.
4. Move the cursor to create the cutout area. Click LMB to create the cut.
5. Repeat steps 1-4 to create additional cuts.

Thanks for the reply
For 1 and 3: it is fine
For 2: I know the differences between each check I just want to know the process Antenna check and the antenna option included inside the connectivity check.

Regards,
Haitham
 

verifyConnectivity -noAntenna Ignores violations due to unconnected wires (also called geometrical antennas or dangling wires). A wire is called an antenna when the wire end to via center distance is less than of the wire width as shown in the picture below. In this picture, the blue rectangle is the wire and the yellow squares are the vias.

 

verifyConnectivity -noAntenna Ignores violations due to unconnected wires (also called geometrical antennas or dangling wires). A wire is called an antenna when the wire end to via center distance is less than of the wire width as shown in the picture below. In this picture, the blue rectangle is the wire and the yellow squares are the vias.


Thanks for response
Now I got it.

Haitham
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top