question about simulation of cap bank glitch

Status
Not open for further replies.
D

danda821

Full Member level 2
Joined
Jun 18, 2002
Messages
139
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,083
I want to simulate capacitor bank glitch. This is a 8bit binary cap bank. I can use AC or SP simulation find the total cap value vs. code. How can I run some transient simulation and find cap vs. time (code changes with time)? I want to see glitch size when code changes in real time.

Thanks.
 

Sounds like you missed to tell the context of your question...
But may be I'm wrong and many edaboard immediately guess what you're talking about.
 

Or how to find capacitor value in transient simulation? Thanks.

FvM said:
Sounds like you missed to tell the context of your question...
But may be I'm wrong and many edaboard immediately guess what you're talking about.
Click to expand...
 


I did not quite understand why transient simulation should be a problem , you can create a clock source in spice , you can then either instantiate a counter model or construct a simple counter from FF's , You can then connect counter outputs to ideal switches / Mos switches as your wish . I do agree with the FvM that the context is not quite clear.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…