Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about rising_edge and falling_edge function

Status
Not open for further replies.

arbalez

Member level 5
Joined
Jan 22, 2005
Messages
82
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
734
rising_edge non clock signal

can rising_edge() and falling_edge() be used to detect non-clock (asynchronous) signal? is it only meant for clock signals?
 

parvati

Newbie level 1
Joined
Nov 12, 2004
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
10
rising_edge + asynchronous

no, basically the clock signals are used for the synchonization between two signals,modules. if you produce a equal delay in between the signals that the signal will reach the output at the same time then you will not need the clock that is also known as clock less logic.
 

maksya

Full Member level 3
Joined
Jun 2, 2005
Messages
151
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,256
rising_edge falling_edge

Examine description of these functions in IEEE.std_logic_1164 library. And it will be clear for you, that there is no opportunity to use them is asynchronous design. synthesizer interpret the argument of these functions like clock signal.
 

sp

Full Member level 6
Joined
Jan 1, 2004
Messages
396
Helped
23
Reputation
46
Reaction score
2
Trophy points
1,298
Location
Floating Garden
Activity points
4,046
rising_edge of two signals

i think it can b use to detect any rising edge of a signal...

i try it wth my motor spplication n it works (non-clk)... as in the ieee.std_logic_1164 lib.. it is just
Code:
(s'EVENT AND (To_X01(s) = '1') AND (To_X01(s'LAST_VALUE) = '0'))
so any rising edge of a signal will trigger it...

anyway, tht's wad i hav done using altera quartus2..

regards,
sp
 

radix

Full Member level 3
Joined
Jul 23, 2002
Messages
156
Helped
7
Reputation
14
Reaction score
1
Trophy points
1,298
Activity points
1,536
As Sp stated, you can capture the rising edge of a signal that is asynchronous to the main system clock using a flop that is clocked by the asynchronous signal. However, you will still need to use traditional synchronization techniques to synchronize the two different clock domains.

Radix
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top