Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Question about implementing logic function in CMOS logic

Status
Not open for further replies.

GuiRitter

Junior Member level 1
Joined
Oct 19, 2011
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,560
Hi everyone.

As per a college assignment, I was supposed to implement, in CMOS logic, the function
Code:
(a NAND b) NAND (a OR b)
. According to what I learned, I should transform this, using De Morgan, into
Code:
(a NAND b) NAND (a' NAND b')
. However, in CMOS logic this becomes a 4 input NAND (4 input AND in the NMOS part), and the NAND of two NANDs is not equal to a 4 input NAND (and I tested it). So, how should I implement this in CMOS logic?

EDIT: Solved it. Actually, I was doing it wrong. Truth is, we weren't told how to do this in much detail. What I should have done is negate the function, then use De Morgan to remove the NANDs and NORs instead of inserting them. So the function to be implemented in CMOS is
Code:
(a' OR b') AND (a OR b)
.

Thanks anyway.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top