Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about CMOS process detail ?

Status
Not open for further replies.

mike_bihan

Full Member level 3
Joined
Mar 21, 2002
Messages
185
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,544
I have a question about the 'thickness' and 'conductivity' parameters of
N-well in standard 2-well 0.18um CMOS Logic process, thanks!

These two parameters are very critical for the performance of RF passive parameters. thanks again!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top