Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about CML divider

Status
Not open for further replies.
S

siboy

Member level 3
Joined
Apr 23, 2006
Messages
61
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,704
I made a CML divider. It can easily work up to 4GHz @tt. But when I change the section to ss, it doesn't work anymore. Even I reduce the input freq to 2GHz/1GHz/500MHz or increase the current, it doesn't divide. I guess the problem maybe oscillation startup, so I increas the simulation time and improve the simulation presicion. But this doesn't have any effect.
Does anyone met this problem?
What should I do?
Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top