Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

QuartusII compiler warning

Status
Not open for further replies.

wonka

Newbie level 4
Joined
Jan 6, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,431
when use MAX7000 device family as target device for complier, there is always warning :
Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
So this will affect anything to my desgin?
 

Hi,

This is probably not going to affect your design as its just a warning related to timing analysis. You probably are using latches in your design. This warning is simply indicating that timing on Latches is not considered for timing analysis.

Regards.
 

thank you for your reply!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top