Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

quantization Threshold computation for a first order sigma delta modulator

Status
Not open for further replies.
R

Ranand

Newbie level 5
Joined
Nov 10, 2014
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
61
Hi,
Is there any thumb rule to set the Quantization threshold for generating the bitstream while modeling a first order sigma delta ADC?
I am trying to model a 16 bit SDM ADC with a full scale input of of 1Vrms.



Thanks,
Ranand
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top