Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

puzzled with a mos device in a vco

Status
Not open for further replies.

jasonxilion

Junior Member level 1
Joined
Jan 18, 2007
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,409
hello all
recently i am dealing with a vco, i paste it on the web, can u see?

53_1196437373.jpg


it is a delay cell, vc is the contral voltage of the vco. i think most of u are familiar with this kind of vco.

my QUESTION is : why the gate of MNC be connected to vdd, to operate in triode region?

a paper says that it allows the full amplitude of oscillated signal within a wide range. but i don't know why. anyone can tell me why?

and more, what the effect of the MNC to the phase noise of vco?
 

Please upload the paper from which you get that delay cell. Maybe after ater analysing it I can help you.
 

I never use this kind of VCO. I think if you remove the MNC, the amplitude range will be larger.
Maybe it is good for phase noise.
But it works as resistor, how to reduce the noise?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top