Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

pull down resistor design

Status
Not open for further replies.

surreyian

Member level 3
Joined
Feb 10, 2006
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,796
Hello,

Im trying to figure out how to design my pull down resistor using NMOS transistor.
Pull down current is 5uA(max) with at 3V. How should I size the transistor, in order to get 5uA. currently using 2 cascoded NMOS with L(at max) and W (at min).
Please advice on design.
 

use long cannel device
 

You can use a simple NMOS current sink.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top