Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PSS fail to converge when internal clock was using

Status
Not open for further replies.

livecf

Newbie level 5
Joined
Apr 7, 2022
Messages
10
Helped
0
Reputation
0
Reaction score
2
Trophy points
3
Activity points
137
Hi all,

I been working on a switched-capacitor DC-DC converter, and I want run pss and pac to get PSRR for my converter. When I use an ideal clock source (i.e., vpluse) to drive the converter, PSS converge fine. However, when I use my ring oscillator to drive the converter, PSS won't converge.

Here are my netlist and simulation log.

Could anyone provide me with some insights?
Thanks!
 

Attachments

  • log.txt
    135.6 KB · Views: 109
  • netlist.txt
    43.6 KB · Views: 106

Be sure you are using the true period where end = start for -all- nodes.

For example if your clock network begins with a /2 to ensure 50/50 duty, you would need to have period 2X input clock period. And that's with no subsequent divisions that would take longer to wrap back to t=0.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top