Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

process variation on interconnects

Status
Not open for further replies.

gargi

Newbie level 1
Joined
Apr 30, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
how to find out the effect of process variation on VLSI interconnects.
 

saikat36

Member level 2
Joined
Mar 26, 2011
Messages
46
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,514
Try any Good VLSI text book. If you don't have good tech background then it will be messy to you.
Good luck
 

AdvaRes

Advanced Member level 4
Joined
Feb 14, 2008
Messages
1,166
Helped
113
Reputation
220
Reaction score
50
Trophy points
1,328
Location
At home
Activity points
7,444
Dimensions of wires and Vias changes. Hence parasitic Resistance and Capacitance change too leading to an unbalanced circuit because of data signal delay and clock skew. Power consumption will differt also and gradient of temperature can be observed in different location of the wires.
 

Milad-D

Full Member level 3
Joined
Jan 13, 2011
Messages
170
Helped
59
Reputation
118
Reaction score
57
Trophy points
1,308
Location
Netherlands
Activity points
2,189
Typically increases the delay, specially in long lines. You can find the data related to the values of interconnect resistors and capacitors in the design kit which typically provided by foundry ( like RCTYP, RCMAX, .....). If you are designing high speed VLSI circuit, it is mandatory to take into account the effect of interconnect in your schematic( very roughly.)
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top