Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Process variation and parametric fault

Status
Not open for further replies.

evilguy

Full Member level 4
Joined
Sep 21, 2005
Messages
206
Helped
21
Reputation
42
Reaction score
8
Trophy points
1,298
Activity points
2,768
hi... can someone here explain or point me to the right place which i can learn about process variation in IC design. All i can find about process variation is only on papers and journals. it is not enough for me. all i know about process variation in IC design has been concluded in the picture below. so i really would like to know, in deep, what is the effects of process variation. What is the process parameter that affect the transistor parameters such as threshold voltage and etc. thank you
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top