Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problems with skip clock in a pll design

Status
Not open for further replies.

kinysh

Member level 3
Joined
Jul 16, 2002
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
509
pll skip clock

we are using a pll on chip.
input 12M, output 96Mhz, we divide it by 4 and output to the pad,

when we monitor the pad,
sometimes the logic analyzier will display a min frequcecy of 12Mhz.
it takes about 1-2 minutes.

how could this happen in a pll design.
 

flatulent

Advanced Member level 5
Joined
Jul 19, 2002
Messages
4,629
Helped
489
Reputation
980
Reaction score
150
Trophy points
1,343
Location
Middle Earth
Activity points
46,689
instrumentation problem?

It could be an instrumentation problem caused by your logic analyzer. Try examining the pad with a digital storage scope and look for unexpected voltage levels and pulse widths. The newer Tektronix scopes can be set to trigger on undersized or oversized pulses.
 

kinysh

Member level 3
Joined
Jul 16, 2002
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
509
yes, I also doubt that, I will try it figure that out tomorrow.

but what strange is at measure a 45Mhz output is better than a 22.5Mhz.
I monitore 45Mhz severial minutes, not problem.
22.5Mhz will have probelm easily in the same period.

bests
kinysh
 

Nobody

Full Member level 3
Joined
Oct 4, 2001
Messages
165
Helped
9
Reputation
16
Reaction score
7
Trophy points
1,298
Location
Formosa
Activity points
1,593
some AMP gain in your circuit get too high in low frequency range and result in spurious oscilation .
 

kinysh

Member level 3
Joined
Jul 16, 2002
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
509
Thanks, all
the stupid scope make the mistake.

but after that, I still find some bit pll jitter, about >1 ns

bests
qysheng
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top