problems about verification~

Status
Not open for further replies.
J

jojo12520

Newbie level 5
Joined
Apr 2, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,335
hi,all

can u tell me the IC hardware design flow?
dose verification include function verification, timing verification, fomality verification and DRC/LVS verification?
what's the order and purpose of the verifications?

thanks!
 

The main flow is function verification -> timing verification after synthesizing -> formality verification -> DRC/LVS after P&R.

function verification => of course, you have to make sure the function is OK.
timing verification => to check gate level netlist timing is matching the spec
fomality verification => to make sure the functionality of gate level is the same with RTL code, because tools maybe modify the netlist or by ECO
DRC/LVS => to check P&R tool result
 

gate level simulation
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…