Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem Xilinx system gen 8.1

Status
Not open for further replies.

wouterdetuinkabouter

Newbie level 6
Joined
Apr 28, 2006
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
Hello,

We are using matlab + simulink 7.1 SP3 and Xilinx ISE 8.1i.
We installed the system generator for ISE8.1i.
When we want the generate our vhdl files with the the xilinx generator the system hangs.
Does anyone knows the problem?

THX


greetz
 

What is ur RAM configuration of ur PC?
if it's less, try to put an Extra Card, and then see the performance.

To startoff, try out with some small functional model.
Fo ex: a Counter design using System gen Block.

Rgds,
Renjith
 

Hello,

I've tried with 1 block and it failed.
i have 512MB Ram. Is it enough?

Greetz
 

is the simulation of ur model using system generator working fine?
 

when we simulate it, it works fine.
It just hangs when we generate the files.
Whan we use Xilinx ISE 7.1, then the system generartor 8.1 works fine.
Strange isn't it?
Does someone have the same problems?

greetz
 

try to update ise.

now service pack3 abailable.
 

We looked at the site of Xilinx and we don't saw a solution.

can someone pls help us?


Greetz
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top