Problem with VCS_MX when simulating Verilog design with a SystemC module

Status
Not open for further replies.

bjchen

Newbie level 1
Joined
Dec 9, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
dear all: I am using vcs to simulate a verilog design contain a systemC module, when the vcs goes to the "using g++ for c++ compile" step, an error call "enviroment variable not found, may be vcs_mx is installed uncorrecttly."
but as I know, the verilog contain systemC simulation will not use VCS_MX, so is there anyone who has face the same problem as me, if yes, will you tell me what is the problem and tell the resolution, great thanks!
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…