Problem with my layout when using Calibre to do LVS

Status
Not open for further replies.

maverickman

Newbie level 3
Joined
Jan 19, 2005
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
25
hello:

I got a strange problem with my layout when using calibre to do LVS.

I just drew a 4 times big inverter and compared it with spice netlist.
while the 4x inverter in the netlist is instantiated from a min-sized inverter like the following:

.param W=0.15u

.subckt inv in out vdd vss size=1
xmn out in vss vss wn='size*W' ....
xmp out in vdd vdd wp='size*W' ...
.ends

xinv4x in out vdd vss inv size=4

as you see, "size" is a parameter specified in the subckt.

after LVS, calibre told me that there is property error in the comparison.

the xtor size in layout doesn't match that in the netstlist (xinv4x).

actually I found that the size in layout is correct while the value of the parameter "size" in xinv4x is not transfered down to the inv subckt netlist.

does anybody have some idea to solve this problem?

thanks a lot
 

Re: calibre lvs question

May be problem in LVS rules file. Check TRACE PROPERTY commands.
 

calibre lvs question

Hi,
I think its not the correct way to write the spice.

Ur spice must be in the following way:

.param W=0.15u

.subckt inv in out vdd vss size=1
xmn out in vss vss wn='size*W' ....
xmp out in vdd vdd wp='size*W' ...
.ends

.subckt inv4x in out vdd vss
X1 in out vdd vss inv size=4
.ends
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…