[SOLVED] problem with gate-level simulation

Status
Not open for further replies.
Y

yushionly

Junior Member level 2
Joined
Dec 11, 2010
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,407
tools:design_vision and nclaunch
in my .v file i write a multuiplier(8*8), when i do functional analysis,the result is correct, but when i do gate-level analysis,the output result is uncorrect,what is the matter?
0x06 * 0x04 = 0x18 (functional)
0x06 * 0x04 = 0xX8 (gate_level)
and after gate-level analysis,i got a mult-8-8-0.db file

Thanks a lot!!
 

can you try initializing all registers before you start the simulation run. Basically make sure all flip-flops have some valid value (0 or 1 NOT x) at the beginning of simulation.

The x can also appear if you have multiple drivers for the same signal.
 

thanks for your reply,but i have initialized the registers,and its just a multiplier,it does not have multiple drivers
 

If the simulation is proper on Gate level without SDF, then it could be a setup/hold violation that is causing the issue in timing simulation.
 
chipmonkey said:
If the simulation is proper on Gate level without SDF, then it could be a setup/hold violation that is causing the issue in timing simulation.
Click to expand...

i have solved the problem ,thanks a lot
when i use sdf file, i get correct result!
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…