Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
currently i am learning system level modeling of pipeline adc ,obtained residue chara as shown here for 3 stage (1.5bit) now i need to combine the digital bits to obtain final output ..help me to understand the combining of digital bits of each stage..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.