Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Problem in running Hspice with Verilog-A file included

Status
Not open for further replies.

Arthur Asimov Heinlein

Junior Member level 3
Junior Member level 3
Joined
Jan 22, 2014
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
235
I plan to construct the netlist file using Verilog-A model included in it. But during HSPICE compiling, it said

**info** *pvaI* system & gcc return code is 512

**error** *pvaE* Bad C code detected by TFET_Model_InAs.pvadir/pvaRTL.mak


**error** *pvaE* Please check TFET_Model_InAs.pvadir/pvaRTL.log


**error** Failed to read verilog-A file.
**error** (TFET_Model_InAs.sp:1) difficulty in reading input

I was wondering whether there is any place I didn't notice?

Thanks!
 

I plan to construct the netlist file using Verilog-A model included in it. But during HSPICE compiling, it said

**info** *pvaI* system & gcc return code is 512

**error** *pvaE* Bad C code detected by TFET_Model_InAs.pvadir/pvaRTL.mak


**error** *pvaE* Please check TFET_Model_InAs.pvadir/pvaRTL.log


**error** Failed to read verilog-A file.
**error** (TFET_Model_InAs.sp:1) difficulty in reading input

I was wondering whether there is any place I didn't notice?

Thanks!

I copied another self-contained netlist file with Verilog-A path just in the same folder, but still the error above occurs. I am sure this netlist I copied is correct since it could run on my friend's computer, then is the problem within my computer or the access to the server?
 

Seems like the make file has a beef, and the veriloga file
name doesn't look like the .va extension I would expect
either.

But at least HSPICE is -trying- to compile the model,
that's a start. The lower level mechanics seem to have
some foreign material in the gears though....
 

Hi Arthur
Did you solve your hspice verilogA problem? I got the same problem today and do not know how to solve it. Thanks

Tom
 

Hi Arthur
Did you solve your hspice verilogA problem? I got the same problem today and do not know how to solve it. Thanks

Tom

Hi tom,

Actually I think there might be two reasons, one is that there is not enough disk room for the simulation data, the second one is the version of hspice that matters. How about you trying hspice64 <input.sp> as the command?

Arthur
 

Hi Arthur
Thanks for your suggestion. I did try to run with hspice64 but have the same problem. I am using hspice 2010. I am thinking of using hsimplus to run it. Thanks again

Tom
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top