Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem in Process corner simulation using Cadence ADXL tool.

imrankhanPNU

Junior Member level 1
Joined
Feb 21, 2018
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
224
Hello,
My question is related to CADENCE software simulation.
I am doing a process corner simulation of a simple inverter using ADXL in CADENCE. But the problems are:

1_ When I run only the nominal corner it simulates successfully as shown in the figure.

2-But when I add worse power /worse speed corner scenario for CMOS then individually it runs, however when I combine different corners (e.g. nominal, wort power, and worst speed scenarios) then it not simulating and showing a pending option [attached]. Moreover in remarks, it shows the following message:

net /Vin selected but not highlighted
net /Vout selected but not highlighted

To make it simple, individual corner simulation runs successfully but it does not simulate in the case of combined process corners. And I would like to simulate all the corners simultaneously so that I can compare my simulation result under different scenarios.


Can anyone have faced a similar problem or suggest to me possible ways to solve it?

Thanks.
 

Attachments

  • Nominal Sim.JPG
    Nominal Sim.JPG
    125.7 KB · Views: 2
  • Worse power sim.JPG
    Worse power sim.JPG
    130.7 KB · Views: 2
  • Combined(nominal+worse power).JPG
    Combined(nominal+worse power).JPG
    164.3 KB · Views: 2
  • Error message.JPG
    Error message.JPG
    23.6 KB · Views: 2

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top