Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem in FPGA Designing of 802.11a Transmitter

Status
Not open for further replies.

SyedSJ

Junior Member level 1
Joined
Dec 31, 2007
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,401
Hello all ...

Im working on the specified project for the past 4 months as my first HDL Project n im having a difficulty in deciding the format suitable for representing the floating point values of I n Q in the mapper module.

The mapper maps the bits as per the constellation table n the values after multiplication with the normalization factor is converted into floating point values e.g 0.707,0.316 ...

Kindly suggest the proper format for representing the floating data at the hardware level ... im working wid the Half-Precision Format of Representing Floating Point but not sure about that .

Waiting in anticipation

Regards
Syed Shaheer Javaid
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top