Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

prevent using clock as reset or data

Status
Not open for further replies.

limitless_21

Member level 2
Joined
May 17, 2012
Messages
52
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,668
hi ,

This is a basic query based on the fact that as to how we can prevent the use of clock as a reset pin or a data pin during synthesis (done by RC tool -- cadence).
Is it some changes we need to do while writting he SDC or we need to do some attribute setting during synthesis.

Thanks
limitless
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top