Mad I.D.
Member level 1
- Joined
- Aug 21, 2009
- Messages
- 35
- Helped
- 4
- Reputation
- 8
- Reaction score
- 1
- Trophy points
- 1,288
- Location
- Leuven, Belgium
- Activity points
- 1,506
costas loop equations
Hello.
I'm working on a "all digital" PowerLineCommunication (PLC) project. Destination chip is Xilinx Sparan 3 FPGA.
This is my first (real) communication projekt and I'm a little stuck
I searched the internet for all Costas Loop information available. But most of them just provide basic information about the loop (basic equations).
My questions are :
How do I optimally design loop feedback? How should the error signal control the NCO? (I would like to see some equations if possible)
And what is the bandwidth of 2 loop filters. In BPSK, data spectrum is infinite (ideal case 010101, that is pure rectangular signal). How many harmonics should my filters pass?
Please if someone knows some literature that focuses on all digital PLL like Costas loop in more detail. Thank you very much.
Hello.
I'm working on a "all digital" PowerLineCommunication (PLC) project. Destination chip is Xilinx Sparan 3 FPGA.
This is my first (real) communication projekt and I'm a little stuck
I searched the internet for all Costas Loop information available. But most of them just provide basic information about the loop (basic equations).
My questions are :
How do I optimally design loop feedback? How should the error signal control the NCO? (I would like to see some equations if possible)
And what is the bandwidth of 2 loop filters. In BPSK, data spectrum is infinite (ideal case 010101, that is pure rectangular signal). How many harmonics should my filters pass?
Please if someone knows some literature that focuses on all digital PLL like Costas loop in more detail. Thank you very much.