I'll like to know if the value for the power dissipation given in the Cadence IC result brower (pwr under finalTimeOP-info) for VDD is a good approximation of the dynamic power dissipation. My problem is that the average current drawn from VDD times VDD is not equal to pwr of the result browser. Any help will be appreciated.