Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Power dissipation in ADC

Status
Not open for further replies.

pankajpc

Junior Member level 1
Junior Member level 1
Joined
Aug 22, 2014
Messages
19
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,283
Visit site
Activity points
1,436
How to determine power dissipation from ENOB and speed fs in ADC. Normally, power consumed is given by V*I

However, one can estimate power depending on what kind of adc architecture is used. Typically, in pipeline adc first two stage consume most of the power along with s/h.

Like wise in flash it is comparators which consume power.


Please advise.

regards
luxdove2001
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top