Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Power Amplifier problem

Status
Not open for further replies.

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
173
Helped
7
Reputation
14
Reaction score
7
Trophy points
18
Activity points
1,282
I am creating an inductorless power amplifier at 400 MHz. It has to drive a 50 ohm resistance.
I have done a stage that is capable of delivering 1 mW power to the 50 ohm load. However it requires about 2 mA current form the input source.
I want to drive the stage with minimal input power drawn from the input source and maximal power drawn from VDD.
What can I do?
 

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
173
Helped
7
Reputation
14
Reaction score
7
Trophy points
18
Activity points
1,282
Thanks Frank.
Input capacitance to the driver is about 13 pF. How can I design the source follower so that maximum current flows into the stage.
I thought of taking a capacitance of 1 pF as the load of the source follower and additionally the output stage is connected to the output of the source follower.
So after current division more ratio of current will flow through the output stage. But that isn't happening. What am I doing wrong?
 

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
173
Helped
7
Reputation
14
Reaction score
7
Trophy points
18
Activity points
1,282
Frank, it works !!!! :grin:
Thanks very much, but I have to dissipate large amount of power, about 15 mW, for delivering 1 mW power to the resistor. PAE will be very bad!
Fortunately the dissipation from the source has reduced by a large amount. I can still reduce the dissipation through the source by adding small signal amplifiers to the input of the source follower.

Any hints for reducing the power dissipation...
 

BigBoss

Advanced Member level 5
Joined
Nov 17, 2001
Messages
4,838
Helped
1,466
Reputation
2,930
Reaction score
1,312
Trophy points
1,393
Location
Turkey
Activity points
29,188
Frank, it works !!!! :grin:
Thanks very much, but I have to dissipate large amount of power, about 15 mW, for delivering 1 mW power to the resistor. PAE will be very bad!
Fortunately the dissipation from the source has reduced by a large amount. I can still reduce the dissipation through the source by adding small signal amplifiers to the input of the source follower.

Any hints for reducing the power dissipation...
If your target is reduce the Power Consumption and improve the PAE, you have to know the "Optimum Impedance for max. PAE". This is done by Load Pull Technique only ( either simulation or measurement) otherwise your PA will always have much less than %50 PAE ( I presume that is A-Class PA ).
For a starting point for Optimum Load Resistance may be considered being as VDD/Ids from Load-Line Theory but the real result is found with Load Pull..
 

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
173
Helped
7
Reputation
14
Reaction score
7
Trophy points
18
Activity points
1,282
You can call it a class A PA since it is conducting all the time. I am learning PAs. So can you post some references about load pull and optimum impedance for maximum PAE.
Thank you very much for your input.
Also I calculated free space path loss for a 400 MHz wave for transmission between a transmitter and a receiver and also considered the sensitivity of a LNA at the receiver and found out that 0.5 mW power is sufficient to establish good connection between the transmitter and receiver.
And I brought down the power dissipation from VDD to 6 mW and that from source to 75 µW.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top