Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Post Synopsys Synthesis Simulation Using ModelSim

Not open for further replies.


Member level 3
Jan 25, 2003
Reaction score
Trophy points
Activity points
modelsim synopsys library

Any idea how to do this?

modelsim timing.lib


modelsim synopsys technology library

vsim -sdfmin xxx.sdf
vsim -sdfmax xxx.sdf

modelsim sdfmax

# For Modeltech Simulator.

vlib work (create working library)
vlib target (create technology library)
vcom tech.vhd -work target (compiling technology library)
vcom -explicit netlist.vhd (compiling synopsys vhdl output)
vcom -explicit test_benches.vhd (compiling your test benches)
vsim -t ps -sdfmin /UUT=netilst.sdf test_benches (vsim with time=ps timing min (sdfmin/sdftyp/sdfmax) backannotation file= netlist.sdf (file writed by synopsys with command write_sdf (I'm not sure)) test_benches=architecture name of your test benches)

vlog -explicit netlist.v
vlog -explicit test_fixture.v
vsim -t ps -sdfmin /UUT=netilst.sdf test_fixture

worst case simulation with modelsim

I got some good docs from Xilinx Site for this. Hope it will be helpful.

I have now done this type of simulation ... thanks.

modelsim sdfmax

Using Model Technology ModelSim with Xilinx Foundation Series Software

modelsim + synopsys library

This one is best. It explains how to compile Simprim libraries

Using ModelSim with Xilinx Alliance Software.

post synthesis is simulation

If you use Xilinx core,then core lib is also needed.

best case sdf modelsim

Is it no diffrences between VHDL and Verilog?


Who exactly know about the different between -sdfmin, -sdftyp & -sdfmax in ModelSim?

sdftyp modelsim

EDA_Master said:

Sorry for my stupid question? :D Who is tnx?

Hi tnx,

Do you know the different between sdfmin, sdftyp and sdfmax?

modelsim worst case time delays

elektrom said:
EDA_Master said:

Sorry for my stupid question? :D Who is tnx?

Hi tnx,

Do you know the different between sdfmin, sdftyp and sdfmax?


SDF will annotate delay to your design and delay can be described under three conditions, which are min:typ:max. Normally, min means best case, max for worst case while typ for the situation between min and max.
-sdfXXX is a switch to choose annotate which kind of delay.

How to calculate the delay depends on your library. I recommend you dig deeper in SDF format and certain kind of timing library such .lib or .tlf.

Please correct me if i miss anything.

sdf modelsim vlog vsim

THX, :eek:

Not open for further replies.

Part and Inventory Search

Welcome to