POLY in Transistor layout

Status
Not open for further replies.

Willt

Member level 5
Joined
Mar 17, 2006
Messages
83
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Hong Kong
Activity points
2,077
Hi friends,

I'm a newbie in drawing layout. A simple question: Referring to the attached diagram, why is there a minimum spacing between ACTIVE & POLY?? Is this for keeping the effective width (Weff) equal to the transistor width drawn?? Or for other reasons??

Your comment is highly appreciated ~

Will
 

Hi,
This minimum spacing is to gaurantee that the drain and source areas will not be shorted to each other during manufacturing of this device.
In the manufacture steps of this device, the poly is deposited over the subestrate first, next is implanting the substrate with the required diffusion n+ or p+, so if the poly was not fully covering the transistor active area, as shown in figure, a small doped channal will exist between the source and drain areas shorting them to each other.

Hope this helps,

Regards,
Shohdy
 
Reactions: Rubinms88

    Willt

    Points: 2
    Helpful Answer Positive Rating

    Rubinms88

    Points: 2
    Helpful Answer Positive Rating
Hi Shohdy,

I get it now ~ Thanks for your clear explanation ~

Will
 

Thanks for the image. It makes it easier to understand.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…