PLss help me in speaker identification for my thesis..

Similar threads

• K

  [SOLVED] Why Is my Logical Inverter always Giving Me 'z's?

  • Started by kvn0smnsn
  • Jan 2, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• S

  How can I apply my patterns to iscas'89 circuit ?

  • Started by sicetn
  • Dec 15, 2023
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• S

  How should I use my self-designed TPG circuit to input test patterns into the test circuit of iscas89 and test its fault coverage in tetramax?

  • Started by sicetn
  • Dec 18, 2023
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• K

  Why won't EDA Playground show all eight times I set my clock to zero?

  • Started by kvn0smnsn
  • Jan 5, 2024
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• My moving-average filter resulted in wrong result

  • Started by mohamis288
  • Mar 8, 2023
  • Replies: 18

  ASIC Design Methodologies and Tools (Digital)