Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PLL problem help needed with schematics from ADIsimPLL

Status
Not open for further replies.

No one

Full Member level 5
Joined
May 11, 2005
Messages
287
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
3,425
PLL problem [hlp]

Hello Everyone;
I have used ADIsimPLL software to design a PLL. But the designed schematic seems to be wrong. You can see part of the schematic in the attached image. The software inserts two MUXOUT pin (pin 14) for the PLL. Which of them must be used?
 

PLL problem [hlp]

It seems that there is a mistake in the software.
It is pin 1 (see EVAL-ADF4156)
Why not ask directly to AD support?

I hope it can help.

Mazz
 

PLL problem [hlp]

You should study the data sheet more carefully. Obviously the MUX out can have two uses, depending on how you program the chip. In the upper part of your schematic, the mux out is operating like a switch to ground--when open the loop bandwidth is narrower, and when short circuited the loop bandwidth is (temporarily) wider which will allow for faster lockup.

In the bottom, the MUX is programmed differently--as a lock detector.

You choose which of the two circuits you want to use, and ignore the 2nd circuit.
 

    No one

    Points: 2
    Helpful Answer Positive Rating
PLL problem [hlp]

by the way u can see the patents which they contain many practical circuits
 

Re: PLL problem [hlp]

Hello;
biff44 wrote:

In the upper part of your schematic, the mux out is operating like a switch to ground--when open the loop bandwidth is narrower, and when short circuited the loop bandwidth is (temporarily) wider which will allow for faster lockup.

In the bottom, the MUX is programmed differently--as a lock detector.

You choose which of the two circuits you want to use, and ignore the 2nd circuit.

If I want to use MUXOUT as Lock Detect output, how the schematic of loop filter should be changed?
 

Re: PLL problem [hlp]

just like biff44 had said, you ignore the top mux portion which means you remove r1, r1a and c2
 

Re: PLL problem [hlp]

In AD eval board schematic it is shown that the correct pin to use is pin 1.
Mazz
 

Re: PLL problem [hlp]

RF_ice said:
just like biff44 had said, you ignore the top mux portion which means you remove r1, r1a and c2

Well, you can remove r1 for sure, but if you remove r1a and c2 it will probably start to oscillate. R1a and C2 form a zero which gives you some phase margin in the control loop.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top